Improving processing time of large images by instruction level parallelism
نویسندگان
چکیده
This paper presents experiments which show how Multimedia Extensions found in the modern computer architectures can be used to speedup common image processing algorithms. This approach can be very useful in the development of efficient algorithms for processing of large images like the ones acquired with satellites. The experiments were performed with satellite images from the Amazonas Forest in Brazil.
منابع مشابه
Parallelism Support in SIMD/VLIW Image Processing Architectures
Image processing is widely used in many applications, including medical imaging, industrial manufacturing and security systems. In these applications, the size of the image is often very large, the processing time should be very small and the real-time constraints should be met. Therefore, during the last decades, there has been an increasing demand to exploit parallelism in applications. It is...
متن کاملDesigning Area and Performance Constrained SIMD/VLIW Image Processing Architectures
Image processing is widely used in many applications, including medical imaging, industrial manufacturing and security systems. In these applications, the size of the image is often very large, the processing time should be very small and the real-time constraints should be met. Therefore, during the last decades, there has been an increasing demand to exploit parallelism in applications. It is...
متن کاملScalable and Flexible heterogeneous multi-core system
Multi-core system has wide utility in today’s applications due to less power consumption and high performance. Many researchers are aiming at improving the performance of these systems by providing flexible multi-core architecture. Flexibility in the multi-core processors system provides high throughput for uniform parallel applications as well as high performance for more general work. This fl...
متن کاملParallelization Strategies for Network Interface Firmware
Typical data-intensive embedded applications have large amounts of instruction-level parallelism that is often exploited with wide-issue VLIW processors. In contrast, event-driven embedded applications are believed to have very little instruction-level parallelism, so these applications often utilize much simpler processor cores. Programmable network interface cards, for example, utilize thread...
متن کاملCS – 2002 – 03 A Large , Fast Instruction Window for Tolerating Cache
Instruction window size is an important design parameter for many modern processors. Large instruction windows offer the potential advantage of exposing large amounts of instruction level parallelism. Unfortunately, naively scaling conventional window designs can significantly degrade clock cycle time, undermining the benefits of increased parallelism. This paper presents a new instruction wind...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001